Blue Gene/L compute chip: Synthesis, timing, and physical design

نویسندگان

  • Arthur A. Bright
  • Ruud A. Haring
  • Marc Boris Dombrowa
  • Martin Ohmacht
  • Dirk Hoenicke
  • Sarabjeet Singh
  • James A. Marcella
  • Robert F. Lembach
  • Steve M. Douskey
  • Matthew R. Ellavsky
  • Christian G. Zoellin
  • Alan Gara
چکیده

compute chip: Synthesis, timing, and physical design A. A. Bright R. A. Haring M. B. Dombrowa M. Ohmacht D. Hoenicke S. Singh J. A. Marcella R. F. Lembach S. M. Douskey M. R. Ellavsky C. G. Zoellin A. Gara As one of the most highly integrated system-on-a-chip application-specific integrated circuits (ASICs) to date, the Blue Genet/L compute chip presented unique challenges that required extensions of the standard ASIC synthesis, timing, and physical design methodologies. We describe the design flow from floorplanning through synthesis and timing closure to physical design, with emphasis on the novel features of this ASIC. Among these are a process to easily inject datapath placements for speedcritical circuits or to relieve wire congestion, and a timing closure methodology that resulted in timing closure for both nominal and worst-case timing specifications. The physical design methodology featured removal of the pre-physical-design buffering to improve routability and visualization of buses, and it featured strategic seeding of buffers to close wiring and timing and end up at 90% utilization of total chip area. Robustness was enhanced by using additional input/output (I/O) and internal decoupling capacitors and by increasing I/O-to-C4 wire widths.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Design of the IBM Blue Gene/Q Compute chip

The heart of a Blue GeneA/Q system is the Blue Gene/Q Compute (BQC) chip, which combines processors, memory, and communication functions on a single chip. The Blue Gene/Q Compute chip has 16 þ 1 þ 1 processor cores, each with a quad single-instruction, multiple-data (SIMD) floating-point unit, and a multi-versioned Level 2 cache that provides hardware support for transactional memory, speculati...

متن کامل

A Novel and Efficient Hardware Implementation of Scalar Point Multiplier

A new and highly efficient architecture for elliptic curve scalar point multiplication is presented. To achieve the maximum architectural and timing improvements we have reorganized and reordered the critical path of the Lopez-Dahab scalar point multiplication architecture such that logic structures are implemented in parallel and operations in the critical path are diverted to noncritical path...

متن کامل

Blue Gene/L compute chip: Memory and Ethernet subsystem

compute chip: Memory and Ethernet subsystem M. Ohmacht R. A. Bergamaschi S. Bhattacharya A. Gara M. E. Giampapa B. Gopalsamy R. A. Haring D. Hoenicke D. J. Krolak J. A. Marcella B. J. Nathanson V. Salapura M. E. Wazlowski The Blue Genet/L compute chip is a dual-processor system-on-a-chip capable of delivering an arithmetic peak performance of 5.6 gigaflops. To match the memory speed to the high...

متن کامل

A Timing - Driven Soft - Macro Resynthesis Method in Interactionwith

In this paper, we present a complete chip design method which incorporates a soft-macro resynthesis method in interaction with chip oorplanning for area and timing improvements. We develop a timing-driven design ow to exploit the interaction between HDL synthesis and physical design tasks. During each design iteration, we resynthesize soft macros with either a relaxed or a tightened timing cons...

متن کامل

Blue Gene/L compute chip: Control, test, and bring-up infrastructure

compute chip: Control, test, and bring-up infrastructure R. A. Haring R. Bellofatto A. A. Bright P. G. Crumley M. B. Dombrowa S. M. Douskey M. R. Ellavsky B. Gopalsamy D. Hoenicke T. A. Liebsch J. A. Marcella M. Ohmacht The Blue Genet/L compute (BLC) and Blue Gene/L link (BLL) chips have extensive facilities for control, bring-up, self-test, debug, and nonintrusive performance monitoring built ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IBM Journal of Research and Development

دوره 49  شماره 

صفحات  -

تاریخ انتشار 2005